51463/SDB/B600 - BP3360

ABSTRACT

A phase detector includes a first flip flop having a data input coupled to a first clock signal at a first frequency and a clock input coupled to a second clock signal at a second frequency. The frequency of the first clock signal is a multiple of the frequency of the second clock signal. The phase detector also includes a second flip flop having a data input coupled to an output of the first flip flop and a clock input coupled to the second clock signal.

PAN/pan

15 CAH PAS548930.2-*-02/11/04 9:26 AM

20

1

5

10

25

30

35